

What is claimed is:

1. A method of inserting a test point into a circuit design, comprising :

selecting a node in said circuit design;

determining a driver cell of said node;

selecting from a file, a replacement cell for said

driver cell, said replacement cell having the same function

of said driver cell and a test point function; and

replacing said driver cell in said circuit design with replacement cell.

2. The method of claim 1 wherein said circuit design has

signal propagation delay limits and the signal propagation

delay of said circuit design with said replacement cell is

within said signal propagation delay limits of said circuit

design.

3. The method of claim 1, wherein said test point function

of said replacement cell is a control to zero, control to

one or observe function.

1 4. The method of claim 1, wherein said file is a replacement
2 table.

1 5. The method of claim 1, wherein said file is the design
2 library used to create said circuit design.

1 6. A method of inserting a test point into a circuit design,
2 comprising :

3 selecting said test point to be inserted into said
4 circuit design, said circuit design having signal
5 propagation delay limits;

6 determining a driver cell of the test point;

7 selecting from a file, a replacement cell for said
8 driver cell, said replacement cell having the same function
9 of said driver cell and a test point function;

10 determining the delay of said circuit design with said
11 replacement cell; and

12 replacing said driver cell with said replacement cell
13 if the delay of said circuit design with said replacement
14 cell is within said signal propagation delay limits.

1 7. The method of claim 6, further including :

2 determining the delay of said circuit design with said
3 driver cell; and

4 applying a predetermined range to the delay of said
5 circuit design with said driver to create said signal
6 propagation limits.

1 8. The method of claim 6, wherein said test point function
2 of said replacement cell is a control to zero, control to
3 one or observe function.

1 9. The method of claim 6, wherein said file is a replacement
2 table.

1 10. The method of claim 6, wherein said file is the design
2 library used to create said circuit design.

1 11. The method of claim 9, wherein said replacement table
2 comprises:

3 a list of driver cells comprised of at least a portion
4 of the gates in the design library used to create said
5 circuit design;

6 a combination of each of said gates in said list of
7 driver cells and a control to zero function;

8 a combination of each of said gates in said list of
9 driver cells and a control to one function; and

10 a combination of each of said gates in said list of
11 driver cells and an observe function.

12. The method of claim 11, wherein said replacement table further comprises gates in addition to gates in said design library including:

one or more combinations of gates not in said design

library and a control to zero function;

one or more combinations of a gates not in said design

library and a control to one function; and

one or more combinations of a gates not in said design

library and an observe function.

1 13. A method of inserting a test point into a circuit
2 design, comprising :

3 selecting a test point to be inserted into said circuit
4 design, said circuit design having signal propagation delay
5 limits;

6 determining a driver cell of the test point;

7 selecting from a file, all potential replacement cells
8 for said driver cell, said potential replacement cells
9 having the same function of said driver cell and a test
10 point function;

11 determining the delay of said circuit design with each
12 of said potential replacement cells;

13 adding to an accept list those replacement cells where
14 the delay of said circuit design with said potential
15 replacement cell is within said signal propagation delay
16 limits;

17 selecting a replacement cell from said accept list; and
18 replacing said driver cell with said replacement cell.

1 14. The method of claim 13, further including :

2 determining the delay of said circuit design with said
3 driver cell; and

4 applying a predetermined range to the delay of said
5 circuit design with said driver to create said signal
6 propagation limits.

1 15. The method of claim 13, further including the step of:

2 performing an early and a late mode analysis of said
3 circuit design with said driver to determine said signal
4 propagation delay limits.

1 16. The method of claim 13, wherein said test point function
2 of said replacement cell is a control to zero, control to
3 one or observe function.

1 17. The method of claim 13, wherein said file is a
2 replacement table.

1 18. The method of claim 13, wherein said file is the design
2 library used to create said circuit design.

1 19. The method of claim 17, wherein said replacement table
2 comprises:

3 a list of driver cells comprised of at least a portion
4 of the gates in the design library used to create said
5 circuit design;

6 a combination of each of said gates in said list of
7 driver cells and a control to zero function;

8 a combination of each of said gates in said list of
9 driver cells and a control to one function; and

10 a combination of each of said gates in said list of
11 driver cells and an observe function.

1 20. The method of claim 19, wherein said replacement table
2 further comprises gates in addition to gates in said design
3 library including:

4 one or more combinations of a gates not in said design
5 library and a control to zero function;

6 one or more combinations of a gates not in said design
7 library and a control to one function; and

8 one or more combinations of a gates not in said design
9 library and an observe function.

1 21. The method of claim 13, wherein the step of selecting a
2 replacement cell from said accept list comprises selecting
3 the potential replacement cell resulting in a circuit delay
4 closest to the delay of the circuit with the driver cell.

1 22. The method of claim 13, wherein the step of selecting a
2 replacement cell from said accept list comprises selecting
3 the potential replacement cell having the smallest layout
4 area.

1 23. The method of claim 13, wherein the step of selecting a
2 replacement cell from said accept list comprises selecting
3 the potential replacement cell having the smallest power
4 requirement.

1 24. The method of claim 13, wherein the step of selecting a
2 replacement cell from said accept list comprises selecting
3 the potential replacement cell according to a user defined
4 algorithm for combining the layout area and the power
5 requirement of the potential replacement cell.